Top "Verilog" questions

<= Assignment Operator in Verilog

What does the <= do in Verilog? For example: always @(posedge Clock) begin if (Clear) begin BCD1 <= 0; BCD0 <= 0; …

verilog

Can Verilog variables be given local scope to an always block?

I sometimes find it useful to use blocking assignments for "local variables" inside clocked always blocks. This can help cut …

scope verilog blocking nonblocking

How to define a parameterized multiplexer using SystemVerilog

I am trying to create a module which switches x input data packets to a single output packet according to …

verilog system-verilog

In Verilog, I'm trying to use $readmemb to read .txt file but it only loads xxxxx (dont cares) on memory

I need to load a memory with some data originally in binary. I read that $readmemb can be use for …

memory verilog quartus test-bench

Case statement in verilog

I came across priority encoder design and found out a new way to do it using a case statement. The …

verilog asic

not a valid l-value - verilog compiler error

module fronter ( arc, length, clinic ) ; input [7:0] arc; output reg [7:0] length ; input [1:0] clinic; input en0, en1, en2, en3; // 11 // clock generator is …

verilog hdl digital-logic

VHDL: Is there a convenient way to assign ascii values to std_logic_vector?

In verilog, I can assign a string to a vector like: wire [39:0] hello; assign hello = "hello"; In VHDL, I'm having …

ascii vhdl verilog

How do I get name of an instance using a method operating on it in SystemVerilog?

Is there any way a method can get name of the object it operates on in SystemVerilog ? Like implementing object1.…

object verilog system-verilog

Verilog Barrel Shifter

I want to create a 64-bit barrel shifter in verilog (rotate right for now). I want to know if there …

rotation verilog bit-shift shift case-statement

Is there a function equivalent for $sformat?

I'm writing SystemVerilog code and I notice that $sformat is a system task, not a function. Is there a function …

verilog system-verilog