Top "Verilog" questions

Verilog is a hardware description language (HDL) used to model electronic systems.

How to declare and use 1D and 2D byte arrays in Verilog?

How to declare and use 1D and 2D byte arrays in Verilog? eg. how to do something like byte a_2…

Read More
arrays byte verilog
Verilog: How to instantiate a module

If I have a Verilog module 'top' and a verilog module 'subcomponent' how do I instantiate subcomponent in top? top: …

Read More
verilog system-verilog
Using wire or reg with input or output in Verilog

When you declare something as input or output, how do you know if you have to also declare it as …

Read More
verilog
Verilog generate/genvar in an always block

I'm trying to get a module to pass the syntax check in ISE 12.4, and it gives me an error I …

Read More
verilog
Assign a synthesizable initial value to a reg in Verilog

I'm an FPGA noob trying to learn Verilog. How can I "assign" a value to a reg in an always …

Read More
verilog
' << ' operator in verilog

i have a verilog code in which there is a line as follows: parameter ADDR_WIDTH = 8 ; parameter RAM_DEPTH = 1 <&…

Read More
operator-keyword verilog
What do curly braces mean in Verilog?

I am having a hard time understanding the following syntax in Verilog: input [15:0] a; // 16-bit input output [31:0] result; // 32-bit output …

Read More
concatenation verilog
Using a generate with for loop in verilog

I'm trying to understand why we use generate in verilog along with a for loop. Using a generate and for …

Read More
verilog
What is the difference between == and === in Verilog?

What is the difference between: if (dataoutput[7:0] == 8'bx) begin and if (dataoutput[7:0] === 8'bx) begin After executing dataoutput = 52'bx, the second …

Read More
verilog hdl
What is the difference between reg and wire in a verilog module

What is the difference between a reg and a wire? When are we supposed to use reg and when are …

Read More
verilog hdl