Is there a function equivalent for $sformat?

verilog system-verilog
Victor Lyuboslavsky picture Victor Lyuboslavsky · May 9, 2013 · Viewed 18.6k times · Source

I'm writing SystemVerilog code and I notice that $sformat is a system task, not a function. Is there a function equivalent to $sformat?

I'd like to do the following inside a function:

assert(my_dto_h.a == 10) else begin
  `ovm_error("component", $sformat("my_dto_h.a should be 10, not %0d", my_dto_h.a))
end

Unfortunately, I'm getting the the following run-time error from QuestaSim 10.2:

** Error: (vsim-PLI-3029) component.sv(105): Expected a system function, not system task '$sformat'.

Answer

dwikle picture dwikle · May 9, 2013

Yes, $sformatf

From the LRM:

The system function $sformatf behaves like $sformat except that the string result is passed back as the function result value for $sformatf, not placed in the first argument as for $sformat. Thus $sformatf can be used where a string value would be valid.

variable_format_string_output_function ::=
   $sformatf ( format_string [ , list_of_arguments ] )

Example:

string s;
s = $sformatf("Value = %0d", value);

Related questions

Verilog: How to instantiate a module

If I have a Verilog module 'top' and a verilog module 'subcomponent' how do I instantiate subcomponent in top? top: module top( input clk, input rst_n, input enable, input [9:0] data_rx_1, input [9:0] data_rx_2, output [9:0] data_tx_2 ); subcomponent: module …

Read More
$size, $bits, verilog

What is the difference between $size and $bits operator in verilog.? if I've variables, [9:0]a,[6:0]b,[31:0]c. c <= [($size(a)+$size(b)-1]-:$bits(b)]; What will be the output at 'c' from the above expression?

Read More
What is the difference between single (&) and double (&&) ampersand binary operators?

In IEEE 1800-2005 or later, what is the difference between & and && binary operators? Are they equivalent? I noticed that these coverpoint definitions behave identically where a and b are of type bit: cp: coverpoint a & b; …

Read More