Top "Xilinx" questions

Xilinx is a major brand of Field Programmable Gate Arrays (FPGA) and CPLDs (Complex Programmable Logic Devices)

How to define clock input in Xilinx

Hey, I have almost no experience with Xilinx. I have a group project for a Digital Logic course that is …

Read More
vhdl xilinx digital-logic
Counter with push button switch design using VHDL and Xilinx

I'm very new to VHDL and XILINX ISE. I use the version 13.2 for Xilinx ISE. I want to design a …

Read More
vhdl fpga xilinx spartan
How to generate schematic file from verilog source in Xilinx

What I'm doing I started playing around with Xilinx ISE Design Suite and wrote simple Arithmetical Logic Units in verilog. …

Read More
verilog xilinx
Use of Xil_Out32 in Xilinx SDK

In Vivado I succesfully made a simple blockdiagram to control the LEDs of my Zybo board. I can observe that …

Read More
fpga xilinx zynq vivado
Xilinx ISE "Cannot access memory Q directly"

What is this error and what am I supposed to look for?

Read More
xilinx
Flush cache to DRAM

I'm using a Xilinx Zynq platform with a region of memory shared between the programmable HW and the ARM processor. …

Read More
linux-kernel arm xilinx zynq
Verilog multiple drivers

I'm trying to make BCD Counter using Verilog that will be connected to 7-segment decoder.After I synthesize it, the …

Read More
verilog xilinx system-verilog bcd
Ideas for a flexible/generic decoder in VHDL

I want to create an address Decoder that is flexible enough for me to use when changing the number of …

Read More
vhdl fpga xilinx
Signal is connected to following multiple drivers

I trying to run the following and I receive this error: Here's the Verilog code: module needle( input referrence,input …

Read More
compiler-errors verilog xilinx hdl
VHDL: signals and ports on which side of the "arrow" =>

very basic question: How do I know where the port/signal/value should be placed on which side of the …

Read More
vhdl fpga xilinx