How to generate schematic file from verilog source in Xilinx

verilog xilinx
Margus picture Margus · Apr 20, 2011 · Viewed 11.8k times · Source

What I'm doing

I started playing around with Xilinx ISE Design Suite and wrote simple Arithmetical Logic Units in verilog. Using verilog Unit Under Tests to create input and output signals for ISim, I verified, that the code works just as I want it.

I would like to generate schematic file from the verilog source.

Under tools menu, there is a schematic viewer enter image description here

, but I can not figure out, why:

  • it only lists first source file
  • and how to save generated file in project

Question:

How to generate schematic file from verilog source in Xilinx?

Answer

Violet Giraffe picture Violet Giraffe · May 9, 2011

1) You can double-click on a component to go deeper. In newer versions of ISE that expands the block in-place instead of switching your view to the module clicked.

2) Apparently, there's no saving option. The schematics is generated from HDL code, so there's not much sense in saving it anyway.

Related questions

Printing signed integer value stored in a variable of type reg

How do I print a signed integer value stored in an 8-bit register declared as: reg [7:0] acc; Using: $display("acc : %d", acc) It prints the unsigned value. What's the correct syntax for the $display function?

Read More
How to initialize contents of inferred Block RAM (BRAM) in Verilog

I am having trouble initializing the contents of an inferred ram in Verilog. The code for the ram is as below: module ram( input clock, // System clock input we, // When high RAM sets data in input lines to given address …

Read More
Verilog multiple drivers

I'm trying to make BCD Counter using Verilog that will be connected to 7-segment decoder.After I synthesize it, the error occured like this: Multi-source in Unit <BCDcountmod> on signal <BCD0<3>>; this signal is …

Read More