Printing signed integer value stored in a variable of type reg

verilog xilinx
Nullpoet picture Nullpoet · Feb 17, 2012 · Viewed 15.5k times · Source

How do I print a signed integer value stored in an 8-bit register declared as: 

reg [7:0] acc;

Using:

$display("acc : %d", acc)

It prints the unsigned value.

What's the correct syntax for the $display function?

Answer

toolic picture toolic · Feb 17, 2012

If you declare the reg as signed, $display will show the minus sign:

module tb;

reg signed [7:0] acc;

initial begin
    acc = 8'hf0;
    $display("acc : %d", acc);
end

endmodule

Prints out:

acc :         -16

Related questions

How to initialize contents of inferred Block RAM (BRAM) in Verilog

I am having trouble initializing the contents of an inferred ram in Verilog. The code for the ram is as below: module ram( input clock, // System clock input we, // When high RAM sets data in input lines to given address …

Read More
How to generate schematic file from verilog source in Xilinx

What I'm doing I started playing around with Xilinx ISE Design Suite and wrote simple Arithmetical Logic Units in verilog. Using verilog Unit Under Tests to create input and output signals for ISim, I verified, that the code works just …

Read More
Verilog multiple drivers

I'm trying to make BCD Counter using Verilog that will be connected to 7-segment decoder.After I synthesize it, the error occured like this: Multi-source in Unit <BCDcountmod> on signal <BCD0<3>>; this signal is …

Read More