Tool for drawing timing diagrams

hardware verilog asic timing-diagram
Alphaneo picture Alphaneo · Oct 6, 2009 · Viewed 39.7k times · Source

Recently I am working with a hardware design group developing an ASIC. And I am drawing a lot of timing diagrams for which I am using Microsoft Excel, as it is easy to import into Word document. But, things are getting more and more difficult with Excel.

What can be used to draw timing diagrams? Is there any easy tool out there?

Answer

drom picture drom · Jun 29, 2013

WaveDrom is a free and open source online digital timing diagram rendering engine that uses JavaScript, HTML5 and SVG to convert WaveJSON input text description into SVG vector graphics.

Related questions

$readmemh $writememh related resources

Suddenly, I am made to look into some verilog testbench code which heavily uses $readmemh, and $writememh. I understood that it basically read to memory and write to memory. I will be happy if you can point to some resources …

Read More
If statement and assigning wires in Verilog

I am trying to figure out the basics of assigning wires based on combinational logic. I have: wire val; wire x; wire a; wire b; always @* begin if(val == 00) //I want to assign x = a if(val == 01) //I want to …

Read More
Incrementing a counter variable in verilog: combinational or sequential

I am implementing an FSM controller for a datapath circuit. The controller increments a counter internally. When I simulated the program below, the counter was never updated. reg[3:0] counter; //incrementing counter in combinational block counter = counter + 4'b1; However, on creating …

Read More