VHDL/Verilog related programming forums?

vhdl verilog system-verilog systemc
prosseek picture prosseek · Jun 30, 2010 · Viewed 9.2k times · Source

Hardware design with VHDL or Verilog is more like programming nowadays. However, I see SO members are not so actively talking about VHDL/Verilog programming.

Is there any forum dealing with hardware design with Verilog/VHDL/SystemVerilog or SystemC?

Answer

Prof. Falken picture Prof. Falken · Apr 6, 2011

Logic Design was closed because of too little attention. It's now reopened, but interest remains low.

Related questions

Verilog question mark (?) operator

I'm trying to translate a Verilog program into VHDL and have stumbled across a statement where a question mark (?) operator is used in the Verilog program. The following is the Verilog code; 1 module music(clk, speaker); 2 input clk; 3 output speaker; 4 …

Read More
Verilog equivalent of "wait until ... for ..."?

In a Verilog testbench, I'm trying to code the following behavior: Wait until an event occurs (rising / falling edge) for a maximum time, i.e. an equivalent of the VHDL instruction: wait until <event> for <duration>; …

Read More
VHDL: Is there a convenient way to assign ascii values to std_logic_vector?

In verilog, I can assign a string to a vector like: wire [39:0] hello; assign hello = "hello"; In VHDL, I'm having difficulty finding a method like this: SIGNAL hello : OUT std_logic_vector (39 DOWNTO 0); ... hello <= "hello"; I've been using: hello &…

Read More