Error in VHDL (Xilinx): failed to link the design

vhdl xilinx
user3527245 picture user3527245 · Apr 12, 2014 · Viewed 22.5k times · Source

why I get error in VHDL for this? Also, sometimes: cannot do process as a process failed previously?

Many thanks.

Answer

Purohit Gaurav picture Purohit Gaurav · Jul 11, 2016

Permanent solution 1: on win 10 Find the "installation directory \ Xilinx \ 14.x \ ISE_DS \ ISE \ gnu \ MinGW \ 5.0.0 \ nt \ libexec \ gcc \ mingw32 \ 3.4.2 \ collect2.exe" and delete it and re-run the emulator, the problem resolved! !

Just delete this or cut and paste somewhere as else, now re-run the code or test bench it will work.

Please accept the solution if find working

No need to update any minGW

Related questions

Conversion from numeric_std unsigned to std_logic_vector in vhdl

I have a question related to conversion from numeric_std to std_logic_vector. I am using moving average filter code that I saw online and filtering my ADC values to stable the values. The filter package code is: library …

Read More
Type conversion in VHDL: real to integer - Is the rounding mode specified?

While debugging the handling of user defined physical types in Vivado (read more), I found a different behavior for type conversions from real to integer. Here is my example code: library IEEE; use IEEE.STD_LOGIC_1164.ALL; --use IEEE.MATH_…

Read More
Programming VHDL on Linux?

Anyone knows good environment to program VHDL and simulate it (don't matter Xilinx or Altera) using Linux?

Read More