VGA Text display using VHDL on DE1

vhdl fpga vga
San picture San · Oct 20, 2013 · Viewed 9.1k times · Source

I am doing animation of algorithms using VHDL on Altera DE1. In this project, I have to display text to make it more informative. I am new to FPGA. But, I learned how text display works (all about allocating memory to each character and then display it). I tried to search some programs to test and see how the text display actually works. But most of them are on different boards. I wan't to understand how the actual flow is. As in, understanding just the memory and how it works is not helping me to write a complete code. Can anyone point me to right direction or explain in DEPTH how it actually works?

Thanks in advance!

Answer

Forest Kunecke picture Forest Kunecke · Oct 20, 2013

If you haven't checked it out already, make sure to browse OpenCores. It looks like there are several VGA cores, some with text only and some with both text and custom graphics. You may need to register to view/download but it's free and simple.

Also many of the projects there are manufacturer-independent, making it very straightforward to integrate into your code.

Related questions

VGA controller with VHDL

I'm trying to learn VHDL programming with some books and an Altera DE1 development kit from Terasic. The issue here is that I am trying to program a VGA controller for work with a resolution of 640x480 (although my screen …

Read More
Error adding std_logic_vectors

I wanna have a simple module that adds two std_logic_vectors. However, when using the code below with the + operator it does not synthesize. library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_arith.all; entity add_…

Read More
What does "others=>'0'" mean in an assignment statement?

cmd_register: process (rst_n, clk) begin if (rst_n='0') then cmd_r<= (others=>'0'); elsif (clk'event and clk='1') then cmd_r<=...; end if; end process cmd_register; I know "<=" specifies …

Read More