Warning: (vsim-7) Failed to open readmem file "mem_content_01.dat" in read mode

verilog system-verilog modelsim
aurora91 picture aurora91 · Apr 1, 2015 · Viewed 8.3k times · Source

I am trying to run a test simulation in ModelSim and am getting the error in the title. I have double checked and the file is in the same location as my project and the names match just fine. Does anyone have any idea what the problem could be? Please let me know if there is some part of the code that you need to see or anything like that.

Answer

aurora91 picture aurora91 · Apr 1, 2015

Ah got it! Okay so ModelSim is weird. I had to place the .dat file in the directory above work so that it would work. Apparently it shouldn't be in the same place as my verilog code.

Related questions

Verilog: How to instantiate a module

If I have a Verilog module 'top' and a verilog module 'subcomponent' how do I instantiate subcomponent in top? top: module top( input clk, input rst_n, input enable, input [9:0] data_rx_1, input [9:0] data_rx_2, output [9:0] data_tx_2 ); subcomponent: module …

Read More
$size, $bits, verilog

What is the difference between $size and $bits operator in verilog.? if I've variables, [9:0]a,[6:0]b,[31:0]c. c <= [($size(a)+$size(b)-1]-:$bits(b)]; What will be the output at 'c' from the above expression?

Read More
What is the difference between single (&) and double (&&) ampersand binary operators?

In IEEE 1800-2005 or later, what is the difference between & and && binary operators? Are they equivalent? I noticed that these coverpoint definitions behave identically where a and b are of type bit: cp: coverpoint a & b; …

Read More