How to "slice" an std_logic_vector in VHDL?

syntax vhdl
Earlz picture Earlz · Apr 29, 2012 · Viewed 45.7k times · Source

I'm developing a little thing in VHDL and am quite new to it. I'm having trouble figuring out how to slice a bigger std_logic_vector into a smaller one.

For instance I have 3 signals:

signal allparts: std_logic_vector(15 downto 0);
signal firstpart: std_logic_vector(7 downto 0);
signal secondpart: std_logic_vector(7 downto 0);

Basically, what I want is to assign bits 15 through 8 to secondpart and bits 7 through 0 to firstpart. How exactly would I "slice" a vector like this without assigning individual bits

Answer

Charles Steinkuehler picture Charles Steinkuehler · Apr 30, 2012

You can directly assign them:

firstpart <= allparts(15 downto 8);
secondpart <= allparts(7 downto 0);

...or if firstpart and secondpart are simply alternate ways to refer to part of the allparts signal, you may want to use an alias:

alias firstpart is allparts(15 downto 8);
alias secondpart is allparts(7 downto 0);

Related questions

VHDL difference between => and <=

I keep forgetting and its difficult to search for the answer in a textbook or the Internet.

Read More
VHDL alias syntax "<< ... >>"

I'd like to understand the syntax used in the line of code below where an alternate name is created using an ALIAS declaration. Specifically, I'd like to know what the << and >> imply. An example alias statement …

Read More
How to concatenate string variables in Bash

In PHP, strings are concatenated together as follows: $foo = "Hello"; $foo .= " World"; Here, $foo becomes "Hello World". How is this accomplished in Bash?

Read More