How to restart a Verilog simulation in Modelsim

debugging module verilog modelsim
node ninja picture node ninja · Mar 10, 2011 · Viewed 8.4k times · Source

I'm trying to debug a Verilog module. I find it tedious to have to stop a simulation, modify code, and then go through the process of starting the simulation again. Is there an easier way?

Answer

Jan Decaluwe picture Jan Decaluwe · Mar 10, 2011

It's called restart :-) Simulate -> Run -> Restart

Related questions

addr2line on kernel module

I'm trying to debug kernel module. I suspect to have there some memory leaks. To check it I have prepared build with enabled Memory leak debugging for kernel and modules. And I got some warning from that: [11839.429168] slab error in …

Read More
How do I remedy "The breakpoint will not currently be hit. No symbols have been loaded for this document." warning?

A C# desktop application on the express edition worked, but then it didn't work 5 seconds later. I tried the following: Ensure debug configuration, debug flag, and full debug information are set on all assemblies. Delete all bin and obj folders …

Read More
How can I write to the console in PHP?

Is it possible write a string or log into the console? What I mean Just like in JSP, if we print something like system.out.println("some"), it will be there at the console, not at a page.

Read More