Include a module in verilog

verilog
user1730250 picture user1730250 · Oct 29, 2013 · Viewed 63.2k times · Source

I want to include a verilog module into another file. How do I include it in the code and how do I compile the code to include the header file? Is it like in c?

Answer

Morgan picture Morgan · Oct 29, 2013

  1. A basic example can include them both in the same file as shown on page 4 of verilog in a day.

  2. All files in the same folder should be automatically found.

  3. Include them as shown in Hello_World_Program_Output or Example below.

  4. Advanced workflows can have files.f listing the verilog or config files specifying include directories.

Include example for (3):

`include "folder/sub.sv"
module top;
  sub sub_i(
    .a(),
    .b()
    ...

The file extension .v is used for verilog compilation, your compiler should use the latest standard up to Verilog 2005. The .sv extension is for SystemVerilog. Which replaced Verilog in 2009. The file extension causes the compiler to switch to SystemVerilog.

Related questions

How to declare and use 1D and 2D byte arrays in Verilog?

How to declare and use 1D and 2D byte arrays in Verilog? eg. how to do something like byte a_2D[3][3]; byte a_1D[3]; // using 1D for (int i=0; i< 3; i++) { a_1D[i] = (byte)i; } // using 2D for (…

Read More
Verilog: How to instantiate a module

If I have a Verilog module 'top' and a verilog module 'subcomponent' how do I instantiate subcomponent in top? top: module top( input clk, input rst_n, input enable, input [9:0] data_rx_1, input [9:0] data_rx_2, output [9:0] data_tx_2 ); subcomponent: module …

Read More
Using wire or reg with input or output in Verilog

When you declare something as input or output, how do you know if you have to also declare it as a reg or a wire?

Read More