Are ARM instructuons SWI and SVC exactly same thing?

assembly arm embedded instruction-set
Hayri Uğur Koltuk picture Hayri Uğur Koltuk · Dec 10, 2011 · Viewed 8.4k times · Source

ARM assembly has SWI and SVC instructions for entering into 'supervisor mode'.

What confuses me is, why there are two of them? Here it is said that SVC was formerly SWI. Does it mean that basically they changed the mnemonic? Are they the same thing? Can I use them interchangeably? Does one of them exist before an architecture, and other after?

Answer

Kamyar Souri picture Kamyar Souri · Dec 10, 2011

Yes, SWI and SVC are same thing, it is just a name change. Previously, the SVC instruction was called SWI, Software Interrupt.

The opcode for SVC (and SWI) is partially user defined (bit 0-23 is user defined and is like a parameter to SVC handler). Bits 24-27 are b1111 and these 4 bits makes CPU to realize that the opcode is SVC (or SWI). see ARM Information Center for more details.

Related questions

Differences Between ARM Assembly and x86 Assembly

I'm now going to learn ARM Assembly, to develop for my Windows Mobile 5 iPAQ, but I have some questions: What Are The Main Differences Between ARM Assembly and x86 Assembly? Is Any Differences In The Interrupts(New Types)? Which Are …

Read More
Error: selected processor does not support ARM mode `wfi'

I'm getting the following errors while trying to compile an ARM embedded C program (I'm using YAGARTO as my cross compiler). I'm trying to work out what this error means and what are the steps to correct it. From the …

Read More
Quickly find whether a value is present in a C array?

I have an embedded application with a time-critical ISR that needs to iterate through an array of size 256 (preferably 1024, but 256 is the minimum) and check if a value matches the arrays contents. A bool will be set to true is …

Read More