How to generate ctags for system verilog?

system-verilog ctags exuberant-ctags
justrajdeep picture justrajdeep · Nov 23, 2016 · Viewed 7.5k times · Source

I want to generate tags file for system verilog.

I found this really helpful link, and I was able to generate UVM tags file.

But my question is about SV. Since there is no separate sv files, the language is build into the compiler itself, how do i go about creating tags file for that?

Thanks in advance.

Answer

dave_59 picture dave_59 · Nov 23, 2016

What was wrong with the link you provided? here are some others

https://verificationacademy.com/forums/systemverilog/ctags-systemverilog http://hackdut.blogspot.com/2015/03/ctags-and-vim-to-work-with-systemverilog.html

Related questions

Verilog: How to instantiate a module

If I have a Verilog module 'top' and a verilog module 'subcomponent' how do I instantiate subcomponent in top? top: module top( input clk, input rst_n, input enable, input [9:0] data_rx_1, input [9:0] data_rx_2, output [9:0] data_tx_2 ); subcomponent: module …

Read More
Indexing vectors and arrays with +:

I am seeing a code in SystemVerilog which has something like this: if(address[2*pointer+:2]) do_something; How should I understand the +: when indexing this vector? I found that it is called bit slicing, but I can't find an explanation …

Read More
Difference of SystemVerilog data types (reg, logic, bit)

There are different data types in systemverilog that can be used like the following: reg [31:0] data; logic [31:0] data; bit [31:0] data; How does the three of them differ?

Read More