What does CC?= in a Makefile mean?

gcc makefile g++ cc
inquam picture inquam · Jun 3, 2010 · Viewed 38.4k times · Source

I have a Makefile for a C program that has the declaration

CC?=gcc

Changing it to

CC?=g++

does NOT make it compile with g++. Changing it to

CC=g++

DOES make it use g++.

So I wonder what the ?= operator does? My guess is that it looks at a environment variable to decide which compiler to use and if it's not set then use gcc? Anyone who can clear this up?

Answer

kennytm picture kennytm · Jun 3, 2010

From http://www.gnu.org/software/make/manual/make.html:

There is another assignment operator for variables, `?='. This is called a conditional variable assignment operator, because it only has an effect if the variable is not yet defined. This statement:

 FOO ?= bar

is exactly equivalent to this (see The origin Function):

 ifeq ($(origin FOO), undefined)
   FOO = bar
 endif

Probably CC is already defined as gcc, so CC ?= g++ won't override the existing gcc.

Related questions

CMAKE_C_COMPILER is not a full path to an existing compiler tool

I recently explored distcc and couldn't make it work. So I sudo apt-get remove distcc After that, I get the error ==> Processing catkin package: 'gencpp' ==> Building with env: '/opt/ros/kinetic/env.sh' Makefile exists, skipping explicit …

Read More
gcc makefile error: "No rule to make target ..."

I'm trying to use GCC (linux) with a makefile to compile my project. I get the following error which is can't seem to decipher in this context: "No rule to make target 'vertex.cpp', needed by 'vertex.o'. Stop." This …

Read More
How do I force make/GCC to show me the commands?

I'm trying to debug a compilation problem, but I cannot seem to get GCC (or maybe it is make??) to show me the actual compiler and linker commands it is executing. Here is the output I am seeing: CCLD libvirt_…

Read More